# **Dual DC-DC Regulator for Electronic Organizer**

The MC33680 is a dual DC-DC regulator designed for electronic organizer applications. Both regulators apply Pulse-Frequency-Modulation (PFM). The main step-up regulator output can be externally adjusted from 2.7V to 5V. An internal synchronous rectifier is used to ensure high efficiency (achieve 87%). The auxiliary regulator with a built-in power transistor can be configured to produce a wide range of positive voltage (can be used for LCD contrast voltage). This voltage can be adjusted from +5V to +25V by an external potentiometer.

The MC33680 has been designed for battery powered hand-held products. With the low start-up voltage from 1V and the low quiescent current (typical 35  $\mu$ A); the MC33680 is best suited to operate from 1 to 2 AA/ AAA cell. Moreover, supervisory functions such as low battery detection, CPU Power-Good signal, and back-up battery control, for lithium battery or supercap are also included in the chip.

### **FEATURES:**

- Low Input Voltage, 1V up
- Low Quiescent Current in Standby Mode: 35µA typical
- PFM and Synchronous Rectification to ensure high efficiency (87% @60mA Load)
- Adjustable Main Output: +2.7V to +5V nominal 3.3V @ 100mA max, with 1.8V input
- Auxiliary Output Voltage: +5V to +25V
   +5V @ 25mA max, with 1.8V input
   +25V @ 15mA max, with 1.8V input
- Current Limit Protection
- Power–Good Signal with Programmable Delay
- Battery Low Detection
- Lithium Battery or Supercap Back-up
- 32-Pin LQFP Package

### **APPLICATIONS:**

- Digital Organizer and Dictionary
- Dual Output Power Supply (For MPU, Logic, Memory, LCD)
- Handheld Battery Powered Device (1–2 AA/AAA cell)




### ON Semiconductor™

http://onsemi.com



32-LEAD LQFP FTB SUFFIX CASE 873A

### PIN CONNECTIONS & DEVICE MARKING



### **ORDERING INFORMATION**

Device	Package	Shipping
MC33680FTB	LQFP	1250 Tray / Drypack
MC33680FTBR2	LQFP	1800 / Tape & Reel




Figure 1. Detailed Application Block Diagram

### **TIMING DIAGRAMS**




Figure 2. Startup Timing




Figure 3. Power Down Timing

### PIN FUNCTION DESCRIPTION

Pin			
No.	Function	Type/Direction	Description
1	VMAINFB	Analog / Input	Feedback pin for VMAIN
2	VBAT	Power	Main battery supply
3	VBAT	Power	Main battery supply
4	VDD	Analog / Output	Connect to decoupling capacitor for internal logic supply
5	PDELAY	Analog / Input	Capacitor connection for defining Power-On signal delay
6	VREF	Analog / Output	Bandgap Reference output voltage. Nominal voltage is 1.25V
7	AGND	Analog Ground	
8	IREF	Analog / Input	Resistor connection for defining internal current bias and PDELAY current
9	LOWBATSEN	Analog / Input	Resistive network connection for defining low battery detect threshold
10	DGND	Digital Ground	
11	PORB	CMOS / Output	Active LOW Power-On reset signal
12	LOWBATB	CMOS / Output	Active LOW low battery detect output
13	LIBATON	CMOS / Input	microprocessor control signal for Lithium battery backup switch, the switch is ON when LIBATON=HIGH and LIBATCL=HIGH
14	LIBATCL	CMOS / Input	microprocessor control signal for Lithium battery backup switch, if it is HIGH, the switch is controlled by LIBATON, otherwise, controlled by internal logic
15	DGND	Digital Ground	
16	NC		no connection
17	VAUXEN	CMOS / Input	VAUX enable, Active high
18	VAUXFBP	Analog / Input	Feedback pin for VAUX
19	NC		no connection
20	VAUXFBN	Analog / Input	Feedback pin for VAUX
21	VAUXBDV	Power	VAUX BJT base drive circuit power supply
22	VAUXCHG	Analog / Output	test pin
23	VAUXBASE	Analog / Output	test pin
24	NC		no connection
25	VAUXSW	Analog / Output	Collector output of the VAUX power BJT
26	VAUXEMR	Analog / Output	Emitter output of the VAUX power BJT
27	LIBATIN	Analog / Input	Lithium battery input for backup purposes
28	LIBATOUT	Analog / Output	Lithium battery output
29	NC		no connection
30	VMAINGND	Power Ground	Ground for VMAIN low side switch
31	VMAINSW	Analog / Input	VMAIN inductor connection
32	VMAIN	Analog / Output	VMAIN output

### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C, unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit
Power Supply Voltage	V <sub>BAT</sub>	-0.3	7.0	Vdc
Digital Pin Voltage	V <sub>digital</sub>	-0.3	7.0	Vdc
General Analog Pin Voltage	V <sub>analog</sub>	-0.3	7.0	Vdc
Pin VAUXSW to Pin VAUXEMR Voltage (Continuous)	V <sub>AUXCE</sub>	-0.3	30	Vdc
Pin VMAINSW to Pin VMAIN Voltage (Continuous)	V <sub>syn</sub>		0.3	Vdc
Operating Junction Temperature	T <sub>j (max)</sub>		150	°C
Ambient Operating Temperature	T <sub>a</sub>	0	70	°C
Storage Temperature	T <sub>stg</sub>	-50	150	°C

### **STATIC ELECTRICAL CHARACTERISTICS** (Circuit of Figure 1, VP = 1.8V, $I_{load} = 0$ mA, $T_A = 0$ to $70^{\circ}$ C unless otherwise noted.)

Rating	Symbol	Min	Тур	Max	Unit
Operating Supply Voltage <sup>1</sup>	V <sub>BAT</sub>	1.0			V
VMAIN output voltage	V <sub>main</sub>	3.1	3.3	3.5	V
VMAIN output voltage range <sup>2</sup>	V <sub>main_range</sub>	2.7		5.0	V
VMAIN output current <sup>3</sup>	l <sub>3.3_1.8</sub>		.C	200	mA
VMAIN maximum switching frequency <sup>4</sup>	Freq <sub>max_VM</sub>		70	100	kHz
VMAIN peak coil static current limit	ILIM_VM	0.85	1.0	1.15	Α
VAUX output voltage range	VAUX_range	5.0		25	V
VAUX maximum switching frequency	Freq <sub>max_VL</sub>		-NP-	120	kHz
VAUX peak coil static current limit	I <sub>LIM_VL</sub>		1.0		Α
Quiescent Supply Current at Standby Mode <sup>5</sup>	Iq <sub>standby</sub>	), <sup>V</sup> O,	35	60	μΑ
Reference Voltage @ no load	Vref <sub>no_load</sub>	1.16	1.22	1.28	V
Battery Low Detect lower hysteresis threshold <sup>6</sup>	V <sub>LOBAT_L</sub>	0.8	0.85	0.9	V
Battery Low Detect upper hysteresis threshold	V <sub>LOBAT_</sub> H	1.05	1.1	1.15	V
PDELAY Pin output charging current	Ichg <sub>PDELAY</sub>	0.8	1.0	1.2	μΑ
PDELAY Pin voltage threshold	Vth <sub>PDELAY</sub>	1.16	1.22	1.28	V

NOTE: 1. Output current capability is reduced with supply voltage due to decreased energy transfer. The supply voltage must not be higher than VMAIN+0.6V to ensure boost operation. Max Start-up loading is typically 1V at 400 μA, 1.8V at 4.4 mA, and 2.2V at 88 mA.

NOTE: 2. Output voltage can be adjusted by external resistor to the VMAINFB pin.

NOTE: 3. At VBAT = 1.8V, output current capability increases with VBAT.

NOTE: 4. Only when current limit is not reached.

NOTE: 5. This is average current consumed by the IC from VDD, which is low-pass filtered from VMAIN, when only VMAIN is enabled and at no loading.

NOTE: 6. This is the minimum of "LOWBATB" threshold for battery voltage, the threshold can be increased by external resistor divider from "VBAT" to "LOWBATSEN".

### DYNAMIC ELECTRICAL CHARACTERISTICS (Refer to TIMING DIAGRAMS, TA = 0 to 70°C unless otherwise noted.)

Rating	Symbol	Min	Тур	Max	Unit
Minimum PORB to Control delay	t <sub>PORC</sub>			500	nS




Figure 4. Efficiency of VMAIN versus Output Current (VMAIN = 3.3 V, L = 33 uH, Various  $V_{\text{IN}}$ )




Figure 5. Efficiency of VMAIN versus Input Voltage (VMAIN = 3.3 V, L1 = 33 uH, Various I<sub>OUT</sub>)




Figure 6. Efficiency of VAUX versus Output Current (VAUX = 25 V, L2 = 33 uH, Various  $V_{IN}$ )




Figure 7. Efficiency of VAUX versus Input Voltage (VAUX = 25 V, L2 = 33 uH, Various I<sub>OUT</sub>)




Figure 8. Efficiency of VAUX versus Output Current (VAUX = 20 V, L2 = 33 uH, Various  $V_{IN}$ )




Figure 9. Efficiency of VAUX versus Input Voltage (VAUX = 20 V, L2 = 33 uH, Various I<sub>OUT</sub>)




Figure 10. Efficiency of VAUX versus Output Current (VAUX = 5 V, L2 = 82 uH, Various  $V_{IN}$ )






Figure 11. Efficiency of VAUX versus Input Voltage (VAUX = 5 V, L2 = 82 uH, Various I<sub>OUT</sub>)




- 1: VMAIN = 3.3 V (50 mV/div, AC COUPLED)
- 2: Voltage at VMAINSW (1 V/div)

Figure 12. VMAIN Output Ripple (Medium Load)




- 1: VAUX = 20 V (50 mV/div, AC COUPLED)
- 2: Voltage at VAUXSW (10 V/div)

Figure 14. VAUX Output Ripple (Medium Load)



- 1: VMAIN from 1 V to 3.3 V (1 V/div)
- 2: Voltage of PORB (2 V/div)
- 3: Voltage of ENABLE (2 V/div)

Figure 16. VMAIN Startup and Power-Good Signal



- 1: VMAIN = 3.3 V (50 mV/div, AC COUPLED) 2: Voltage at VMAINSW (1 V/div)

Figure 13. VMAIN Output Ripple (Heavy Load)





Figure 15. VAUX Output Ripple (Heavy Load)



1: VAUX from 1.8 V to 20 V (5 V/div)

2: Voltage at VAUXSW (10 V/div)

2: VAUXEN (2 V/div)

Figure 17. VAUX Startup

### **DETAILED OPERATING DESCRIPTION**

#### General

The MC33680 is a dual DC-DC regulator designed for electronic organizer applications. Both regulators apply Pulse-Frequency-Modulation (PFM). The main boost regulator output can be externally adjusted from 2.7V to 5V. An internal synchronous rectifier is used to ensure high efficiency (achieve 87%). The auxiliary regulator with a built-in power transistor can be configured to produce a wide range of positive voltage (can be used for LCD contrast voltage). This voltage can be adjusted from +5V to +25V by an external potentiometer.

The MC33680 has been designed for battery powered hand-held products. With the low start-up voltage from 1V and the low quiescent current (typical  $35~\mu A$ ), the MC33680 is best suited to operate from 1 to 2~AA/ AAA cell. Moreover, supervisory functions such as low battery detection, CPU Power–Good signal, and back-up battery control, are also included in the chip. It makes the MC33680 the best one–chip power management solution for applications such as electronic organizers and PDAs.

### Pulse Frequency Modulation (PFM)

Both regulators apply PFM. With this switching scheme, every cycle is started as the feedback voltage is lower than the internal reference. This is normally performed by internal comparator. As cycle starts, Low-Side switch (i.e. M1 in Figure 1) is turned ON for a fixed ON time duration (namely, Ton) unless current limit comparator senses coil current has reached its preset limit. In the latter case, M1 is OFF instantly. So T<sub>on</sub> is defined as the maximum ON time of M1. When M1 is ON, coil current ramps up, so energy is being stored inside the coil. At the moment just after M1 is OFF, the Synchronous Rectifier (i.e. M2 in Figure 1) or any rectification device (such as Schottky Diode of Auxiliary Regulator) is turned ON to direct coil current to charge up the output bulk capacitor. Provided that coil current limit is not reached, every switching cycle delivers fixed amount of energy to the bulk capacitor. For higher loading, a larger amount of energy (Charge) is withdrawn from the bulk capacitor, and a larger amount of Charge is then supplied to the bulk capacitor to regulate output voltage. This implies switching frequency is increased; and vice-versa.

### Main Regulator

Figure 18 shows the simplified block diagram of Main Regulator. Notice that precise bias current *Iref* is generated by a VI converter and external resistor *RIref*, where

$$Iref = \frac{0.5}{RIref}$$
 (A)

This bias current is used for all internal current bias as well as setting *VMAIN* value. For the latter application, *Iref* is doubled and fed as current sink at Pin 1. With external resistor *RMAINb* tied from Pin1 to Pin32, a constant voltage level shift is generated in between the two pins. In close–loop operation, voltage at Pin 1 (i.e. Output feedback voltage) is needed to be regulated at the internal reference voltage level, 1.22V. Therefore, the delta voltage across Pin 1 and Pin 32 which can be adjusted by *RMAINb* determines the Main Output voltage. If the feedback voltage drops below 1.22V, internal comparator sets switching cycle to start. So, *VMAIN* can be calculated as follows.

$$VMAIN = 1.22 + \frac{RMAINb}{Riref}$$
 (V)

From the above equation, although VMAIN can be adjusted by RMAINb and RIref ratio, for setting VMAIN, it is suggested, by changing RMAINb value with RIref kept at 480K. Since changing RIref will alter internal bias current which will affect timing functions of Max ON time  $(T_{ONI})$  and Min OFF time  $(T_{OFFI})$ . Their relationships are as follows;

$$T_{ON1} = 1.7 \times 10^{-11} \times Rlref$$
 (S)

$$T_{OFF1} = 6.4 \times 10^{-12} \times RIref$$
 (S)

### Continuous Conduction Mode and Discontinuous Conduction Mode

In Figure 19, regulator is operating at Continuous Conduction Mode. A switching cycle is started as the output feedback voltage drops below internal voltage reference VREF. At that instant, the coil current is not yet zero, and it starts to ramp up for the next cycle. As the coil current ramps up, loading makes the output voltage to decrease as the energy supply path to the output bulk capacitor is disconnected. After Ton elapses, M1 is OFF, M2 is ON, energy is pumped to the bulk capacitor. Output voltage is increased as excessive charge is pumped in, then it is decreased after the coil current drops below the loading. Notice the abrupt spike of output voltage is due to ESR of the bulk capacitor. Feedback voltage can be resistor-divided down or level-shift down from the output voltage. As this feedback voltage drops below VREF, next switching cycle starts.

### **DETAILED OPERATING DESCRIPTION (Cont'd)**




Figure 18. Simplified Block Diagram of Main Regulator

In Figure 20, regulator is operating at Discontinuous Conduction Mode, waveforms are similar to those of Figure 19. However, coil current drops to zero before next switching cycle starts.

To estimate conduction mode, below equation can be used.

$$Iroom = \frac{\eta \times T_{ON} \times Vin^2}{2 \times L \times Vout} - I_{LOAD}$$

where,  $\eta$  is efficiency, refer to Figure 4

if  $I_{room} > 0$ , the regulator is at Discontinuous Conduction mode

if  $I_{room} = 0$ , the regulator is at Critical Conduction mode where coil current just drops to zero and next cycle starts.

if  $I_{room}$  < 0, the regulator is at Continuous Conduction

For Continuous Conduction mode, provided that current limit is not reached,

$$T_{SW} = \frac{T_{ON}}{1 - \eta \left(\frac{Vin}{Vout}\right)}$$
(S);  
$$I_{pk} = \frac{I_{LOAD}}{1 - \left(\frac{T_{ON}}{T_{SW}}\right)} + \frac{Vin \times T_{ON}}{2 \times L}$$
(A)

For Discontinuous Conduction mode, provided that current limit is not reached,

$$T_{SW} = \frac{Vin \cdot T_{ON}^2}{2 \cdot L \cdot I_{LOAD} \cdot \left(\frac{Vout}{\eta \cdot Vin} - 1\right)}$$
 (S);

$$I_{pk} = \frac{Vin}{L} \cdot T_{ON}$$
 (A)




Figure 19. Waveforms of Continuous Conduction Mode




Figure 20. Waveforms of Discontinuous Conduction Mode

## **DETAILED OPERATING DESCRIPTION (Cont'd) Synchronous Rectification**

A Synchronous Rectifier is used in the main regulator to enhance efficiency. Synchronous rectifier is normally realized by powerFET with gate control circuitry which, however, involved relative complicated timing concerns. In Figure 19, as main switch M1 is being turned OFF, if the synchronous switch M2 is just turned ON with M1 not being completely turned OFF, current will be shunted from the output bulk capacitor through M2 and M1 to ground. This power loss lowers overall efficiency. So a certain amount of dead time is introduced to make sure M1 is completely OFF before M2 is being turned ON, this timing is indicated as t<sub>dh</sub> in Figure 20.

When the main regulator is operating in continuous mode, as M2 is being turned OFF, and M1 is just turned ON with M2 not being completed OFF, the above mentioned situation will occur. So dead time is introduced to make sure M2 is completed OFF before M1 is being turned ON, this is indicated as t<sub>dl</sub> in Figure 20.

When the main regulator is operating in discontinuous mode, as coil current is dropped to zero, M2 is supposed to be OFF. Fail to do so, reverse current will flow from the output bulk capacitor through M2 and then the inductor to the battery input. It causes damage to the battery. So M2-voltage-drop sensing comparator (COMP3 of Figure 18) comes with fixed offset voltage to switch M2 OFF before any reverse current builds up. However, if M2 is switch OFF too early, large residue coil current flows through the body diode of M2 and increases conduction loss.

Therefore, determination on the offset voltage is essential for optimum performance.

### Auxiliary Regulator

The Auxiliary Regulator is a boost regulator, applies PFM scheme to enhance high efficiency and reduce quiescent current. An internal voltage comparator (COMP1 of Figure 21) detects when the voltage of Pin VAUXFBN drops below that of Pin VAUXFBP. The internal power BJT is then switched ON for a fixed–ON–time (or until the internal current limit is reached), and coil current is allowed to build up. As the BJT is switched OFF, coil current will flow through the external Schottky diode to charge up the bulk capacitor. After a fixed–mimimum–OFF time elapses, next switching cycle will start if the output of the voltage comparator is HIGH. Refer to Figure 21, the VAUX regulation level is determined by the equation as follows,

$$V_{AUX} = VAUXFBP \cdot \left(1 + \frac{R_{AUXb}}{R_{AUXa}}\right) (V)$$

Where Max ON Time, TON2, and Min OFF Time, TOFF2 can be determined by the following equations.

$$T_{ON2} = 1.7 \times 10^{-11} \times RIref$$
 (S)  
 $T_{OFF2} = 2.1 \times 10^{-12} \times RIref$  (S)

As the Auxiliary Regulator control scheme is the same as the Main Regulator, equations for conduction mode, Tsw and Ipk can also be applied, However,  $\eta$  to be used for calculation is referred to Figures 6, 8, or 10.




Figure 21. Simplified Block Diagram of Auxiliary Regulator

## DETAILED OPERATING DESCRIPTION (Cont'd) Current Limit for Both regulators

From Figure 18 and Figure 21, sense devices (senseFET or senseBJT) are applied to sample coil current as the low-side switch is ON. With that sample current flowing through a sense resistor, sense-voltage is developed. Threshold detector (COMP2 in both Figures) detects whether the sense-voltage is higher than preset level. If it happens, detector output reset the flip-flop to switch OFF low-side switch, and the switch can only be ON as next cycle starts.

### Power-Good Signal

During the startup period (see Figure 2), the internal startup circuitry is enabled to pump up VMAIN to a certain voltage level, which is the user-defined VMAIN output level minus an offset of 0.15V. The internal Power-Good signal is then enabled to activate the main regulator and conditionally the auxiliary regulator. Meanwhile, the startup circuitry will be shut down. The Power-Good signal block also starts to charge up the external capacitor tied from Pin PDELAY to ground with precise constant current. As the Pin PDELAY's voltage reaches an internal set threshold, Pin PORB will go HIGH to awake the microprocessor. This delay is stated as follows;

$$T_{POR} = \left(\frac{1.22}{0.5}\right) \times C_{por} \times RIref$$
 (S)

From Figure 3, if, by any chance, VMAIN is dropped below the user-defined VMAIN output level minus 0.5V, PORB will go LOW to indicate the OUTPUT LOW situation. And, the IC will continue to function until the VMAIN is dropped below 2V.

### Low-Battery-Detect

The Low-Battery-Detect block is actually a voltage comparator. Pin LOWBAT is LOW, if the voltage of external Pin LOWBATSEN is lower than 0.85V. The IC will neglect this warning signal. Pin LOWBAT will become HIGH, if the voltage of external Pin LOWBATSEN is recovered to more than 1.1V. From Figure 1, with external resistors RLBa and RLBb, thresholds of Low-Battery-Detect can be adjusted based on the equations below.

$$V_{LOBAThigh} = 1.1 \times \left(1 + \frac{R_{LBa}}{R_{LBb}}\right) \text{ (V)}$$

$$V_{LOBATlow} = 0.85 \times \left(1 + \frac{R_{LBa}}{R_{LBb}}\right) \text{ (V)}$$

### Lithium-Battery backup

The backup conduction path which is provided by an internal power switch (typ. 13 Ohm) can be controlled by internal logic or microprocessor.

If LIBATCL is LOW, the switch, which is then controlled by internal logic, is ON when the battery is removed and VMAIN is dropped below LIBATIN by more than 100mV, and returns OFF when the battery is plugged back in.

If LIBATCL is HIGH, the switch is controlled by microprocessor through LIBATON. The truth table is shown in Figure 22.

### Efficiency and Output Ripple

For both regulators, when large values are used for feedback resistors (> 50kOhm), stray capacitance of pin 1 (VMAINFB) and pin 20 (VAUXFBN) can add "lag" to the feedback response, destabilizing the regulator and creating a larger ripple at the output. From Figure 1, ripple of Main and AUX regulator can be reduced by capacitors in parallel with RMAINB, RAUXa and RAUXb ranging from 100pF to 100nF respectively. Reducing the ripple is also with improving efficiency, system designers are recommended to do experiments on capacitance values based on the PCB design.

### **Bypass Capacitors**

If the metal lead from battery to coils are long, its stray resistance can put additional power loss to the system as AC current is being conducted. In that case, bypass capacitors should be placed closely to the coil, and connected from  $V_{\rm BAT}$  to ground. This reduces AC component of coil current passing through the long metal lead, thus minimizing that portion of power loss.


LIBATCL	LIBATON	Action
0	×	The switch is ON when the battery is removed and VMAIN is dropped below LIBATIN by more than 100mV; The switch is OFF when the battery is plugged in.
1	0	The switch is OFF
1	1	The switch is ON

Figure 22. Lithium Battery Backup Control Truth Table

### PACKAGE DIMENSIONS

### 32-LEAD LQFP PLASTIC PACKAGE

CASE 873A-02



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI 1. DIMEING. Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER. B. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE
- 4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-
- 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
- SEATING PLANE AU-.

  S. DIMENSIONS A AND B DO NOT INCLUDE
  MOLD PROTRUSION. ALLOWABLE PROTRUSION
  IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B
  DO INCLUDE MOLD MISMATCH AND ARE
- DETERMINED AT DATUM PLANE -AB-.

  Z. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED
- 8. MINIMUM SOLDER PLATE THICKNESS SHALL
- BE 0.0076 (0.0003).

  BE CACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	7.000 BSC		0.276 BSC	
A1	3.500	BSC	0.138	BSC
В		BSC		BSC
B1	3.500	BSC	0.138	BSC
C	1.400	1.600	0.055	0.063
D	0.300	0.450	0.012	0.018
E	1.350	1.450	0.053	0.057
F	0.300	0.400	0.012	0.016
G	0.800	BSC	0.031	BSC
Н	0.050	0.150	0.002	0.006
J	0.090	0.200	0.004	0.008
K	0.500	0.700	0.020	0.028
M	12°	12° REF 12° REF		REF
N	0.090	0.160	0.004	0.006
Р		BSC		BSC
Q	1°	5°	1°	5°
R	0.150	0.250	0.006	0.010
S	9.000 BSC		0.354	BSC
S1	4.500 BSC			BSC
٧	9.000 BSC			BSC
V1	4.500 BSC		0.177	BSC
W	0.200 REF		0.008	REF
X	1.000 REF		0.039	REF

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative