

IS65WV25616ALL

IS65WV25616BLL



256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM

JUNE 2017

FEATURES

- High-speed access time: 55ns, 70ns
- CMOS low power operation
 - 36 mW (typical) operating
 - 9 μ W (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
 - 1.65V--2.2V V_{DD} (65WV25616ALL)
 - 2.5V--3.6V V_{DD} (65WV25616BLL)
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- TEMPERATURE OFFERINGS:
 - Option A1: -40°C to +85°C
 - Option A2: -40°C to +105°C
 - Option A3: -40°C to +125°C
- Lead-free available

DESCRIPTION


The ISSI IS65WV25616ALL/IS65WV25616BLL are high-speed, low power, 4M bit SRAMs organized as 256K words by 16 bits. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{CS1}$ is HIGH (deselected) or when $\overline{CS1}$ is LOW, and both \overline{LB} and \overline{UB} are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The IS65WV25616BALL/65WV25616BLL are packaged in the JEDEC standard 44-Pin TSOP (TYPE II) and 48-pin mini BGA (6mmx8mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in ~~life support applications~~ unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances


IS65WV25616ALL, IS65WV25616BLL

44-Pin mini TSOP (Type II) (Package Code T)

A4	1	44	A5
A3	2	43	A6
A2	3	42	A7
A1	4	41	OE
A0	5	40	UB
CS1	6	39	LB
I/O0	7	38	I/O15
I/O1	8	37	I/O14
I/O2	9	36	I/O13
I/O3	10	35	I/O12
VDD	11	34	GND
GND	12	33	VDD
I/O4	13	32	I/O11
I/O5	14	31	I/O10
I/O6	15	30	I/O9
I/O7	16	29	I/O8
WE	17	28	NC
A16	18	27	A8
A15	19	26	A9
A14	20	25	A10
A13	21	24	A11
A12	22	23	A17

PIN CONFIGURATIONS

48- ball mini BGA (6mm x 8mm) (Package Code B)



PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

44-Pin mini TSOP (Type II)

2 Chip Enable Option

(Package Code T2)

A4	1	44	A5
A3	2	43	A6
A2	3	42	A7
A1	4	41	OE
A0	5	40	UB
CS1	6	39	LB
I/O0	7	38	I/O15
I/O1	8	37	I/O14
I/O2	9	36	I/O13
I/O3	10	35	I/O12
VDD	11	34	GND
GND	12	33	VDD
I/O4	13	32	I/O11
I/O5	14	31	I/O10
I/O6	15	30	I/O9
I/O7	16	29	I/O8
WE	17	28	CS2
A16	18	27	A8
A15	19	26	A9
A14	20	25	A10
A13	21	24	A11
A12	22	23	A17

TRUTH TABLE

Mode	\overline{WE}	$\overline{CS1}$	\overline{OE}	\overline{LB}	\overline{UB}	I/O PIN		V_{DD} Current
						I/O0-I/O7	I/O8-I/O15	
Not Selected	X	H	X	X	X	High-Z	High-Z	lsB1, lsB2
	X	X	X	X	X	High-Z	High-Z	lsB1, lsB2
	X	X	X	H	H	High-Z	High-Z	lsB1, lsB2
Output Disabled	H	L	H	L	X	High-Z	High-Z	I _{CC}
	H	L	H	X	L	High-Z	High-Z	I _{CC}
Read	H	L	L	L	H	D _{OUT}	High-Z	I _{CC}
	H	L	L	H	L	High-Z	D _{OUT}	
	H	L	L	L	L	D _{OUT}	D _{OUT}	
Write	L	L	X	L	H	D _{IN}	High-Z	I _{CC}
	L	L	X	H	L	High-Z	D _{IN}	
	L	L	X	L	L	D _{IN}	D _{IN}	

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.2 to V _{DD} +0.3	V
V _{DD}	V _{DD} Related to GND	-0.2 to V _{DD} +0.3	V
T _{TG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE (V_{DD})

Range	Ambient Temperature	IS65WV25616ALL	IS65WV25616BLL
A1	-40°C to +85°C	1.65V - 2.2V	2.5V-3.6V
A2	-40°C to +105°C	1.65V - 2.2V	2.5V-3.6V
A3	-40°C to +125°C	1.65V - 2.2V	2.5V-3.6V

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	V _{DD}	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	1.65-2.2V	1.4	—	V
		I _{OH} = -1 mA	2.5-3.6V	2.2	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	1.65-2.2V	—	0.2	V
		I _{OL} = 2.1 mA	2.5-3.6V	—	0.4	V
V _{IH}	Input HIGH Voltage		1.65-2.2V	1.4	V _{DD} + 0.2	V
			2.5-3.6V	2.2	V _{DD} + 0.3	V
V _{IL⁽¹⁾}	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
			2.5-3.6V	-0.2	0.6	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{DD}		-2	2	µA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{DD} , Outputs Disabled		-2	2	µA

Notes:

1. V_{IL} (min.) = -1.0V for pulse width less than 10 ns.

IS65WV25616ALL, IS65WV25616BLL
IS65WV25616ALL, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Max.	Unit
			70	
I _{CC}	V _{DD} Dynamic Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX}	A1 A2, A3	25 30
I _{CC1}	Operating Supply Current	V _{DD} = Max., CS1 = 0.2V WE = V _{DD} -0.2V f=1MHz	A1 A2, A3	10 15
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{DD} = Max., VIN = V _{IH} or V _{IL} CS1 = V _{IH} , f = 1 MHz	A1 A2, A3	0.5 0.6
		OR		
	ULB Control	V _{DD} = Max., VIN = V _{IH} or V _{IL} CS1 = V _{IL} , f = 0, UB = V _{IH} , LB = V _{IL}		
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{DD} = Max., CS1 ≥ V _{DD} - 0.2V, VIN ≥ V _{DD} - 0.2V, or VIN ≤ 0.2V, f = 0	A1 A2 A3	15 30 50
		OR		
	ULB Control	V _{DD} = Max., CS1 = V _{IL} , VIN ≤ 0.2V, f = 0; UB / LB = V _{DD} - 0.2V		

IS65WV25616BLL, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Max.	Max.	Unit
			55	70	
I _{CC}	V _{DD} Dynamic Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX}	A1 A2, A3	40 —	mA
I _{CC1}	Operating Supply Current	V _{DD} = Max., CS1 = 0.2V WE = V _{DD} -0.2V, f=1MHz	A1 A2, A3	15 —	mA
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{DD} = Max., VIN = V _{IH} or V _{IL} CS1 = V _{IH} , f = 1 MHz	A1 A2, A3	0.45 —	mA
		OR			
	ULB Control	V _{DD} = Max., VIN = V _{IH} or V _{IL} CS1 = V _{IL} , f = 0, UB = V _{IH} , LB = V _{IL}			
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{DD} = Max., CS1 ≥ V _{DD} - 0.2V, VIN ≥ V _{DD} - 0.2V, or VIN ≤ 0.2V, f = 0	A1 A2 A3	20 — —	μA
		OR			
	ULB Control	V _{DD} = Max., CS1 = V _{IL} , VIN ≤ 0.2V, f = 0; UB / LB = V _{DD} - 0.2V			

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	8	pF
C_{OUT}	Input/Output Capacitance	$V_{OUT} = 0V$	10	pF



Note:

- Tested initially and after any design or process changes that may affect these parameters.

AC TEST CONDITIONS

Parameter	IS65WV25616ALL (Unit)	IS65WV25616BLL (Unit)
Input Pulse Level	0.4V to $V_{DD}-0.2V$	0.4V to $V_{DD}-0.3V$
Input Rise and Fall Times	5 ns	5ns
Input and Output Timing and Reference Level	V_{REF}	V_{REF}
Output Load	See Figures 1 and 2	See Figures 1 and 2

	IS65WV25616ALL	IS65WV25616BLL
	1.65V-2.2V	2.5V - 3.6V
$R_1(\Omega)$	3070	3070
$R_2(\Omega)$	3150	3150
V_{REF}	0.9V	1.5V
V_{TM}	1.8V	2.8V

AC TEST LOADS**Figure 1****Figure 2**

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


Symbol	Parameter	55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	55	—	70	—	ns
t _{AA}	Address Access Time	—	55	—	70	ns
t _{OH} A	Output Hold Time	10	—	10	—	ns
t _{ACS1}	CS1 Access Time	—	55	—	70	ns
t _{DOE}	OE Access Time	—	25	—	35	ns
t _{HZOE} ⁽²⁾	OE to High-Z Output	—	20	—	25	ns
t _{LZOE} ⁽²⁾	OE to Low-Z Output	5	—	5	—	ns
t _{HZCS1}	CS1 to High-Z Output	0	20	0	25	ns
t _{LZCS1}	CS1 to Low-Z Output	10	—	10	—	ns
t _{BA}	LB, UB Access Time	—	55	—	70	ns
t _{HZB}	LB, UB to High-Z Output	0	20	0	25	ns
t _{LZB}	LB, UB to Low-Z Output	0	—	0	—	ns

Notes:


1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.4V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CS1} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2^(1,3) ($\overline{CS1}$, \overline{OE} , AND $\overline{UB}/\overline{LB}$ Controlled)

**Notes:**

1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , $\overline{CS1}$, \overline{UB} , or $\overline{LB} = V_{IL}$. $\overline{WE}=V_{IH}$.
3. Address is valid prior to or coincident with CS1 LOW transition.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


Symbol	Parameter	55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	55	—	70	—	ns
t _{SCS1}	CS1 to Write End	45	—	60	—	ns
t _{AW}	Address Setup Time to Write End	45	—	60	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	ns
t _{PWB}	LB, UB Valid to End of Write	45	—	60	—	ns
t _{PWE}	WE Pulse Width	40	—	50	—	ns
t _{SD}	Data Setup to Write End	25	—	30	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	ns
t _{HZWE⁽³⁾}	WE LOW to High-Z Output	—	20	—	20	ns
t _{LZWE⁽³⁾}	WE HIGH to Low-Z Output	5	—	5	—	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of $\overline{CS1}$ LOW and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS

WRITE CYCLE NO. 1^(1,2) ($\overline{CS1}$ Controlled, \overline{OE} = HIGH or LOW)




51216LLWRITE 1.eps



Notes:

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{CS1}$, \overline{WE} inputs and at least one of the \overline{LB} and \overline{UB} inputs being in the LOW state.
2. WRITE = $(\overline{CS1}) [(\overline{LB}) = (\overline{UB})] (\overline{WE})$.

WRITE CYCLE NO. 2 (\overline{WE} Controlled: \overline{OE} is HIGH During Write Cycle)




51216LL WR2.eps

WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)WRITE CYCLE NO. 4 ($\overline{UB}/\overline{LB}$ Controlled)

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Max.	Unit
V_{DR}	V_{DD} for Data Retention	See Data Retention Waveform		1.2	3.6	V
I_{DR}	Data Retention Current	$V_{DD} = 1.2V$, $CS1 \geq V_{DD} - 0.2V$	A1	—	20	μA
			A2	—	40	μA
			A3	—	60	μA
t_{SDR}	Data Retention Setup Time	See Data Retention Waveform		0	—	ns
t_{RDR}	Recovery Time	See Data Retention Waveform		t_{RC}	—	ns

DATA RETENTION WAVEFORM ($\overline{CS1}$ Controlled)



IS65WV25616ALL, IS65WV25616BLL

ORDERING INFORMATION: IS65WV25616ALL (1.65V-2.2V)

Temperature Range (A1): -40°C to +85°C

Speed (ns)	Order Part No.	Package
70	IS65WV25616ALL-70CTLA1	44-pin TSOP-II, Copper Leadframe, Lead-free

Temperature Range (A2): -40°C to +105°C

Speed (ns)	Order Part No.	Package
70	IS65WV25616ALL-70CTLA2	44-pin TSOP-II, Copper Leadframe, Lead-free

Temperature Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
70	IS65WV25616ALL-70CTLA3	44-pin TSOP-II, Copper Leadframe, Lead-free

ORDERING INFORMATION: IS65WV25616BLL (2.5V-3.6V)

Temperature Range (A1): -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS65WV25616BLL-55CTLA1	44-pin TSOP-II, Copper Leadframe, Lead-free
	IS65WV25616BLL-55BA1	48-ball BGA
	IS65WV25616BLL-55BLA1	48-ball BGA, Lead-free




Temperature Range (A2): -40°C to +105°C

Speed (ns)	Order Part No.	Package
70	IS65WV25616BLL-70CTLA2	44-pin TSOP-II, Copper Leadframe, Lead-free
	IS65WV25616BLL-70BA2	48-ball BGA
	IS65WV25616BLL-70BLA2	48-ball BGA, Lead-free

Temperature Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
70	IS65WV25616BLL-70CTLA3	44-pin TSOP-II, Copper Leadframe, Lead-free
	IS65WV25616BLL-70BA3	48-ball BGA
	IS65WV25616BLL-70BLA3	48-ball BGA, Lead-free

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	1.00		1.20	0.039		0.047
A1	0.05		0.15	0.002		0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.30		0.45	0.012		0.018
D	18.28	18.41	18.54	0.720	0.725	0.730
E	11.56	11.76	11.96	0.455	0.463	0.471
E1	10.03	10.16	10.29	0.395	0.400	0.405
e	0.80	BSC,		0.031	BSC,	
L	0.40		0.69	0.016		0.027
L1	0.25	BSC,		0.010	BSC,	
ZD	0.805	REF.		0.032	REF.	
Θ	0		8°	0		8°




NOTE :

1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

ISSI	TITLE	44L 400mil TSOP-2 Package Outline	REV.	F	DATE
					06/04/2008

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A				1.20		0.047
A1	0.20			0.30	0.008	0.012
$\phi\theta$	0.30	0.35		0.40	0.012	0.014
D	7.90	8.00		8.10	0.311	0.315
D1	5.25	BSC		5.207	BSC	
E	5.90	6.00		6.10	0.2320	0.2360
E1	3.75	BSC		3.75	BSC	0.148
e		0.75	BSC,		0.030	BSC,
ZD		1.375	REF.		0.054	REF.
ZE		1.125	REF.		0.044	REF.


NOTE :

1. CONTROLLING DIMENSION : MM.
2. Reference document : JEDEC MO-207

