



Wireless Components

2 Band TV Tuner Mixer-Oscillator-PLL with unbalanced IF-Amplifier

KTS6027-2, KTS6029-2 Version 2.0

Specification July 2001

Revision History: Current Version: Preliminary Datasheet V 1.1, July 2000				
Previous Vers	ion:Target Data	Sheet		
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)		
all	all	version to 1.1, status to preliminary		
4 - 2	4 - 2	circuit diagram modified		
4 - 3	4 - 3	circuit diagram modified		
5 - 2	5 - 2	Bus input/output SDA max changed to 6V, Bus input SCL max changed to 6V, ADC input added		
5 - 3	5 - 3	new reference for ESD protection		
5 - 5	5 - 5	Current consumption for LOW/MID band and HIGH band added, tbf's replaced by data Charge Pump output voltage VCP = 1.3 V min		
5 - 8	5 - 8	Oscillator phsase noise -85 dBc/Hz min, -89 dBc/Hz typ		
5 - 9	5 - 9	Oscillator phsase noise -85 dBc/Hz min, -89 dBc/Hz typ		

Revision History: Current Version: Datasheet, V 2.0, July 2001				
Previous Versi	ion:Preliminary	Datasheet V 1.1, July 2000		
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)		
all	all	version to 2.0, preliminary deleted		
5 - 2	5- 2	definition of thermal properties changed		
5 - 5	5 - 5	current consumtion changed		

ABM®, AOP®, ARCOFI®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®-2, SICOFI®-4, SICOFI®-4μC, SLICOFI® are registered trademarks of Infineon Technologies AG.

 $\mathsf{ACE}^{^{\!\top\!\!}\mathsf{M}}, \mathsf{ASM}^{^{\!\top\!\!}\mathsf{M}}, \mathsf{ASP}^{^{\!\top\!\!}\mathsf{M}}, \mathsf{POTSWIRE}^{^{\!\top\!\!}\mathsf{M}}, \mathsf{QuadFALC}^{^{\!\top\!\!}\mathsf{M}}, \mathsf{SCOUT}^{^{\!\top\!\!}\mathsf{M}} \text{ are trademarks of Infineon Technologies AG.}$

Edition 03.99

Published by Infineon Technologies AG Balanstraße 73, 81541 München

© Infineon Technologies AG 30.08.01.

All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

Product Info

Product Info

General Description

The **KTS6027-2/KTS6029-2** is a 5 V mixer/oscillator and synthesizer for analog and digital TV and VCR tuners.

Features General

- Suitable for analog and digital terrestrial TV tuner
- Compatible with KTS6027-S or KTS6029-S in normal mode
- New features in extended mode
- Full ESD protection


Mixer/Oscillator

- High impedance mixer input for LOW/MID band
- Low impedance mixer input for HIGH band
- 4 pin oscillator for LOW/MID band
- 4 pin oscillator for HIGH band

IF-Amplifier

- single ended IF preamplifier
- **75** Ω output impedance

Package



PLL

- PLL with short lock-in time
- High voltage VCO tuning output
- Fast I²C bus
- 4 NPN bandswitch buffers
- Internal LOW-MID/HIGH switch
- Lock-in flag
- Power-down reset
- 4 programmable reference divider ratios: 24, 64, 80, 128
- 4 programmable charge pump currents

Application

■ The IC is suitable for NTSC tuners in TV- and VCR-sets or CATV set-top receivers for analog and digital (ATSC) TV.

Ordering Information

Туре	Ordering Code	Package
KTS6027-2	Q67037-A1162 (tape and reel)	P-TSSOP-28-1
KTS6029-2	Q67037-A1163 (tape and reel)	P-TSSOP-28-1

Table of Contents

1	Table of Contents	. 1-1
2	Product Description	. 2-1
2.1	General Description	. 2-2
2.2	Features	. 2-2
2.3	Application	. 2-3
2.4	Package Outlines	. 2-3
3	Functional Description	
3.1	Pin Configuration	
3.2	Internal Pin Configuration	
3.3	Block Diagram	
3.4	Circuit Description	. 3-9
4	Applications	4-1
4.1	KTS6027-2 Evaluation Board	
4.2	KTS6029-2 Evaluation Board	
5	Reference	
5.1	Electrical Data	
	Absolute Maximum Ratings	
	Operating Range	
	AC/DC Characteristics	
5.2	Programming	
5.3 5.4	I2C Bus Timing Diagram Test Circuits	
-	Gain (GV) test Set-up in LOW/MID.	
	Gain (GV) test Set-up in HIGH	
	Matching circuit for optimum noise figure in LOW/MID	
	Noise Figure Test Set-up in LOW/MID	
5.4.5	Noise Figure Test Set-up in HIGH	5-17
5.4.6	Cross modulation Test Set-up in LOW/MID band	5-17
	Cross modulation Test Set-up in HIGH band	
5.4.8	Measurement of fref and fdiv	5-18
5.5	Electrical Diagrams	5-19
5.5.1	Input admittance (S11) of the LOW/MID band mixer input	5-19
5.5.2	Input impedance (S11) of the HIGH band mixer input	5-19
5.5.3	Output admittance (S22) of the Mixer output	5-20
554	Output impedance (S22) of the IF output	5-20

Product Description

Con	tents of this Chapter	
2.1	General Description	. 2-6
2.2	Features	. 2-6
2.3	Application	. 2-7
2.4	Pookogo Outlingo	2.7

Product Description

2.1 General Description

The **KTS6027-2**, **KTS6029-2** device combines a digitally programmable phase locked loop (PLL), with a mixer-oscillator block including two balanced mixers and oscillators for use in TV and VCR tuners.

The PLL block with four selectable chip addresses forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the tuner oscillator up to 1024 MHz in increments of 31.25, 50, 62.5 or 166.7 kHz. The tuning process is controlled by a microprocessor via an I^2C bus. The device has four output ports. A flag is set when the loop is locked. It can be read by the processor via the I^2C bus.

The mixer-oscillator block includes two balanced mixers (one mixer with high-impedance input and one mixer with a balanced low-impedance input), two frequency and amplitude-stable balanced oscillators for LOW/MID and HIGH, an IF amplifier, a low-noise reference voltage source, and a band switch.

2.2 Features

General

- Suitable for analog and ATSC TV tuners
- Compatible with KTS6027-S or KTS6029-S in normal mode
- New features in extended mode
- Full ESD protection

Mixer/Oscillator

- High impedance mixer input for LOW/MID band
- Low impedance mixer input for HIGH band
- 4 pin oscillator for LOW/MID band
- 4 pin oscillator for HIGH band

IF-Amplifier

- single ended IF preamplifier
- **75** Ω output impedance

PLL

- PLL with short lock-in time
- High voltage VCO tuning output
- Fast I²C bus
- 4 NPN bandswitch buffers
- Internal LOW-MID/HIGH switch

Product Description


- Lock-in flag
- Power-down reset
- 4 programmable reference divider ratios: 24, 64, 80, 128
- 4 programmable charge pump currents

2.3 Application

■ The IC is suitable for NTSC tuners in TV- and VCR-sets or CATV set-top receivers for analog and digital (ATSC) TV.

2.4 Package Outlines

P-TSSOP-28-1




- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion

Cont	ents of this Chapter	
3.1	Pin Configuration	. 3-9
3.2	Internal Pin Configuration	3-10
3.3	Block Diagram	3-15
	Circuit Description	
	Mixer-Oscillator block	
	PLL block	3-16 3-17




3.1 Pin Configuration



KTS6027-2_Pin_config

Figure 3-1 KTS6027-2 Pin Configuration



KTS6029-2_Pin_config

Figure 3-2 KTS6029-2 Pin Configuration



3.2 Internal Pin Configuration

Note: Pin designation refers to KTS6027-2. KTS6029-2 has reversed pinning

Table 3-1	Pin Definition	and Function		
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage
			LOW/MID	HIGH
1	OSCHIGHIN		0.0 V	1.6 V
2	OSC- HIGHOUT	2 3	0.0 V	2.8 V
3	OSC- HIGHOUT		0.0 V	2.8 V
4	OSCHIGHIN	<u> </u>	0.0 V	1.6 V
5	OSCLOW/ MIDIN		1.6 V	0.0 V
6	OSCLOW/ MIDOUT	6 7 7 5 8	2.3 V	0.0 V
7	OSCLOW/ MIDOUT		2.3 V	0.0 V
8	OSCLOW/ MIDIN	<u> </u>	1.6 V	0.0 V
9	RFGND	analog ground	0.0 V	0.0 V



Table 3-	1 Pin Definition	and Function (continued)		
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage
			LOW/MID	HIGH
10	ADC	10	V _{ADC}	V _{ADC}
11	IFOUT	11	2.3 V	2.3 V
12	PHIGH	12	5.0 V	V _{CE}



Table 3-	1 Pin Definition	and Function (continued)		
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage
			LOW/MID	HIGH
13	VT	14	V _T	V _T
14	СР	13	2.1 V	2.1 V
15	PLOW	15	5 V or V _{CE}	5 V
16	PMID	16	5 V or V _{CE}	5 V
17	PFM	<u> </u>	5 V or V _{CE}	5 V or V _{CE}
18	XTAL	18	3.0 V	3.0 V




Table 3-1	Pin Definition	and Function (continued)		
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage
			LOW/MID	HIGH
19	AS	19	V _{AS}	V _{AS}
20	SCL	20	n.a.	n.a.
21	SDA	21	n.a.	n.a.
22	PLLGND	digital ground	0.0 V	0.0 V



Table 3-1	Pin Definition	and Function (continued)		
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage
			LOW/MID	HIGH
23	MIXOUT	23 IF Amp. 24	3.8 V	3.8 V
24	MIXOUT	Oscillator	3.8 V	3.8 V
25	VCC	supply voltage	5.0 V	5.0 V
26	LOW/MIDIN	26	1.8 V	0.0 V
27	HIGHIN		0.0 V	0.9 V
28	HIGHIN	27	0.0 V	0.9 V



3.3 Block Diagram



KTS602729_block_diag

Note: Pin designations in parenthesis refer to KTS6029-2

Figure 3-3 Block Diagram

3.4 Circuit Description

3.4.1 General

In the **normal** mode (see Table 5-7 Test modes on page 32) the IC is compatible with KTS6027-S / KTS6029-S. An **extended** mode makes a reference divider ratio of 24 (see Table 5-8 Reference divider ratio on page 32) and two additional charge pump currents (see Table 5-9 Charge pump current on page 33) available.

3.4.2 Mixer-Oscillator block

The mixer oscillator section includes two balanced mixers (double balanced mixer), two balanced oscillators for LOW and / or MID band and HIGH band, an IF amplifier, a reference voltage source and a band switch.

Filters between tuner input and IC separate the TV frequency signals into two bands. The band switching in the tuner front-end is done by using two or three port outputs. In the selected band the signal passes a tuner input stage with MOSFET amplifier, a double-tuned bandpass filter and is then fed to the balanced mixer input of the IC which has in case of LOW / MID a high-impedance input and in case of HIGH a low-impedance input. The input signal is mixed there with the signal from the activated on chip oscillator to the IF frequency which is filtered out at the balanced high-impedance output pair by means of a parallel tuned circuit. The following SAW preamplifier has a low output impedance to drive the SAW filter directly.

3.4.3 PLL block

The oscillator signal is internally DC-coupled as a differential signal to the programmable divider inputs. The signal subsequently passes through a programmable divider with ratio N = 256 through 32767 and is then compared in a digital frequency / phase detector to a reference frequency f_{ref} = 31.25, 50, 62.5 or 166.7 kHz.

This frequency is derived from an unbalanced, low-impedance 4 MHz crystal oscillator (pin XTAL) divided by R = 128, 80, 64 or 24.

The phase detector has two outputs that drive two current sources of opposite polarity as charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the positive current source pulses for the duration of the phase difference. In the reverse case the negative current source pulses. If the two signals are in phase, the charge pump output (CP) goes into the high-impedance state (PLL is locked). An active low-pass filter integrates the current pulses to generate the tuning voltage for the VCO



(internal amplifier, external pull-up resistor at TUNE and external RC circuitry). The charge pump output is also switched into the high-impedance state if the control bits T0 = 1 and T1 = 0. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuitry. TUNE may be switched off by the control bit OS to allow external adjustments.

If the VCO is not oscillating the PLL locks to a tuning voltage of 33 V.

By means of the control bits CP, CM, T0 and T1 the pump current can be switched between four values by software. This programmability permits alteration of the control response time of the PLL in the locked-in state. In this way different VCO gains can be compensated, for example.

The software-switched ports PLOW, PMID, PHIGH and PFM are general-purpose open-collector outputs. The test bits T0 = 0 and T1 = 1 switches the test signals f_{ref} (i.e. f_{XTAL} / 64) and f_{div} (divided input signal) to PLOW and PMID respectively.

The lock detector resets the lock flag FL if the width of the charge pump current pulses is wider than the period of the crystal oscillator (i.e. 250 ns). Hence, if FL = 1, the maximum deviation of the input frequency from the programmed frequency is given by

$$\Delta f = \pm I_P (K_{VCO} / f_{XTAI}) (C1+C2) / (C1C2)$$

where I_P is the charge pump current, K_{VCO} the VCO gain, f_{XTAL} the crystal oscillator frequency and C1, C2 the capacitances in the loop filter (see Figure 4-1 KTS6027-2 Evaluation Board on page 20). As the charge pump pulses at i.e. 62.5 kHz (= f_{ref}), it takes a maximum of 16 μs for FL to be reset after the loop has lost lock state.

Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns for eight consecutive f_{ref} periods. Therefore it takes between 128 and 144 μs for FL to be set after the loop regains lock.

3.4.4 I²C-Bus Interface

Data is exchanged between the processor and the PLL via the I^2C bus. The clock is generated by the processor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open collector, external pull-up resistor). Both inputs have hysteresis and a low-pass characteristic, which enhance the noise immunity of the I^2C bus.

The data from the processor pass through an I²C bus controller. Depending on their function the data are subsequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH



while SCL remains HIGH. All further information transfer takes place during SCL = LOW, and the data is forwarded to the control logic on the positive clock edge.

The table "Bit Allocation" (see Table 5-4 Bit Allocation Read / Write on page 31) should be referred to the following description. All telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during which the control logic returns the SDA line to LOW (acknowledge condition). The first byte is comprised of seven address bits. These are used by the processor to select the PLL from several peripheral components (chip select). The LSB bit (R/W) determines whether data are written into (R/W = 0) or read from (R/W = 1) the PLL.

In the data portion of the telegram during a WRITE operation, the MSB bit of the first or third data byte determines whether a divider ratio or control information is to follow. In each case the second byte of the same data type has to follow the first byte.

If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; otherwise the data line is released to allow the processor to generate a stop condition. The status word consists the lock flag and the power-on flag.

Four different chip addresses can be set by appropriate DC level at pin AS (see Table 5-6 Address selection on page 32).


While applying the supply voltage, a power-on reset circuit prevents the PLL from setting the SDA line to LOW, which would block the bus. The power-on reset flag POR is set at power-on and when V_{CC} falls below 3.2 V. It will be reset at the end of a READ operation.

4 Applications

Cont	Contents of this Chapter				
4.1	KTS6027-2 Evaluation Board	1-2			
4.2	KTS6029-2 Evaluation Board	1-3			



4.1 KTS6027-2 Evaluation Board



KTS6027-2 Application Circuit


Figure 4-1 KTS6027-2 Evaluation Board (NTSC)

Table 4-1	Recomme	Recommended band limits in MHz									
	RF i	nput	Oscillator								
	min	max	min	max							
LOW	55.25	127.25	101	173							
MID	133.25	361.25	179	407							
HIGH	367.25	803.25	413	849							

Table 4-1	Table 4-1 Coils									
	turns	E	wire E							
L1	1.5	2 mm	0.4 mm							
L2	3.5	2.5 mm	0.5 mm							
L3	9.5	2.5 mm	0.4 mm							
L4	12.5	3.5 mm	0.3 mm							
*)	TOKO I	34F Type 617E	DB-1023							



4.2 KTS6029-2 Evaluation Board



KTS6029-2 Application Circuit

Figure 4-2 KTS6029-2 Evaluation Board (NTSC)

Table 4-1	Recomme	Recommended band limits in MHz								
	RF i	nput	Oscillator							
	min	max	min	max						
LOW	55.25	127.25	101	173						
MID	133.25	361.25	179	407						
HIGH	367.25	803.25	413	849						

Table 4-1	Coils		
	turns	E	wire E
L1	1.5	2 mm	0.4 mm
L2	3.5	2.5 mm	0.5 mm
L3	9.5	2.5 mm	0.4 mm
L4	12.5	3.5 mm	0.3 mm
*)	TOKO I	34F Type 617D	B-1023

Conte	ents of this Chapter
	Electrical Data5-2Absolute Maximum Ratings5-2Operating Range5-4AC/DC Characteristics5-5
Table Table Table Table Table Table	Programming 5-10 5-4 Bit Allocation Read / Write 5-10 5-5 Description of symbols 5-10 5-6 Address selection 5-11 5-7 Test modes 5-11 5-8 Reference divider ratio 5-11 5-9 Charge pump current 5-12 5-10 Bandswitching 5-12 5-11 A/D converter levels 5-13
5.3	I2C Bus Timing Diagram5-14
5.4.3 5.4.4 5.4.5 5.4.6 5.4.7	Test Circuits5-15Gain (GV) test Set-up in LOW/MID5-15Gain (GV) test Set-up in HIGH5-15Matching circuit for optimum noise figure in LOW/MID5-16Noise Figure Test Set-up in LOW/MID5-16Noise Figure Test Set-up in HIGH5-17Cross modulation Test Set-up in LOW/MID band5-17Cross modulation Test Set-up in HIGH band5-18Measurement of fref and fdiv5-18
	Electrical Diagrams5-19Input admittance (S11) of the LOW/MID band mixer input5-19Input impedance (S11) of the HIGH band mixer input5-19Output admittance (S22) of the Mixer output5-20Output impedance (S22) of the IF output5-20

5.1 Electrical Data

5.1.1 Absolute Maximum Ratings



WARNING

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC may result.

Parameter 1).	Symbol	Limit \	/alues	Unit	Remarks
		min	max	•	
Supply voltage	V _{CC}	-0.3	6	V	
Ambient temperature	T _A	-40	T _{Amax} 2).	°C	
Junction temperature	TJ		+125	°C	
Storage temperature	T _{Stg}	-40	+125	°C	
Temperature difference junction to case 3).	T _{JC}		2	K	
PLL					
CP	V _{CHGPMP}	-0.3	3	V	
	I _{CHGPMP}		1	mA	
Crystal oscillator pin XTAL	V _{XTAL}		V _{CC}	V	
	I _{XTAL}	-5		mA	
Bus input/output SDA	V _{SDA}	-0.3	6	V	
Bus output current SDA	I _{SDA(L)}		5	mA	open collecto
Bus input SCL	V _{SCL}	-0.3	6	V	
Chip address switch AS	V _{AS}	-0.3	V _{CC}	V	
VCO tuning output (loop filter)	V _T	-0.3	35	V	
ADC input	V _{ADC}	-0.3	V _{CC}	V	
Port outputs PLOW, PMID, PHIGH, PFM	V _P	-0.3	V _{CC}	V	
	I _{P(L)}	-1	25	mA	t _{max} = 0.1 se at 5.5 V
Total port output current	Σl _{P(L)}		40	mA	t _{max} = 0.1 se at 5.5 V



Table 5-1 Absolute Maximum Ratings					
Parameter 1)	Symbol	Limit V	alues	Unit	Remarks
		min	max		
Mixer-Oscillator					
Mix input LOW/MID	V _i	-0.3	3	V	
Mix inputs HIGH	V _i		2	V	
	l _i	-5	6	mA	
VCO base voltage	V _B	-0.3	3	V	
VCO collector voltage	V _C		V _{CC}	V	
ESD-Protection ^{4).}					
all pins	V _{ESD}		2	kV	

- 1). All values are referred to ground (pin), unless stated otherwise.

 Currents with a positive sign flow into the pin and currents with a negative sign flow out of pin.
- 2). The maximum ambient temperature depends on the mounting conditions of the package. Any application mounting must guarantee not to exceed the maximum junction temperature of 125 °C. As reference the temperature difference junction to case is given.
- 3).Referred to top center of package
- 4). According to EIA/JESD22-A114-B (HBM incircuit test), as a single device incircuit contact discharge test.

5.1.2 Operating Range

Within the operational range the IC operates as described in the circuit description. The AC / DC characteristic limits are not guaranteed.

Table 5-2 Operating Range							
Parameter	Symbol	Limit \	/alues	Unit	Test Conditions	L	Item
		min	max				
Supply voltage	V _{CC}	+4.5	+5.5	V			
Programmable divider factor	N	256	32767				
LOW/MID Mixer input frequency range	f _i	40	500	MHz			
HIGH Mixer input frequency range	f _i	350	900	MHz			
LOW/MID Oscillator frequency range	f _O	75	560	MHz			
HIGH Oscillator frequency range	f _O	380	950	MHz			
Ambient temperature	T _A	-20	T _{Amax} 1).	°C			

1).see 5.1.1 Absolute Maximum Ratings on page 2

5.1.3 AC/DC Characteristics

AC / DC characteristics involve the spread of values guaranteed in the specified supply voltage and ambient temperature range. Typical characteristics are the median of the production.

Table 5-3 AC/DC Characteristics with T _{AMB} = 25 °C, V _{CC}										
	Symbol	Limit Values			Unit	Test Conditions	L	Item		
		min	typ	max						
Supply	Supply									
Supply voltage	V _{CC}	4.5	5	5.5	V					
Current consumption	I _{CC}	48	61	74	mA	LOW/MID band				
		51	65	79	mA	HIGH band				

Digital Unit

ור	

Crystal oscillator con	nections XT	AL					
Crystal frequency	f _{XTAL}	3.2	4.0	4.8	MHz	series resonance	
Crystal resistance	R _{XTAL}	10		100	Ω	series resonance	
Oscillation frequency	f _{XTAL}	3,99975	4,000	4,00025	MHz	f _{XTAL} = 4 MHz	
Input impedance	Z _{XTAL}	-700	-900	-1100	Ω	f _{XTAL} = 4 MHz	
Charge pump output (CP						
Output current,	ICPDH	± 430	± 650	± 860	μA	VCP = 1.8 V	
see Table 5-9 Charge pump current on page 12	ICPH	± 180	± 250	± 360	μA	VCP = 1.8 V	
pamp sarront on page 12	ICPDL	± 90	± 125	± 180	μA	VCP = 1.8 V	
	ICPL	± 35	± 50	± 70	μΑ	VCP = 1.8 V	
Tristate current	ICPZ		± 1		nA	T0=1, T1=0	
Output voltage	VCP	1.3		2.5	V	PLL locked	
Drive output VT (open	collector)						
HIGH output current	I _{TH}			10	μA	V _{TH} = 33 V, T0 = 1, T1 = 0	
LOW output voltage	V _{TL}			0.5	V	I _{TL} = 1.0 mA	
I ² C-Bus							
Bus inputs SCL, SDA							
HIGH input voltage	V _{IH}	3		5.5	V		
LOW input voltage	V _{IL}	0		1.5	V		
HIGH input current	I _{IH}			10	μA	V _{IH} = V _{CC}	
LOW input current	I _{IL}	-10			μA	V _{IL} = 0 V	



Table 5-3 AC/DC Cha								
	Symbol		imit Value		Unit	Test Conditions	L	lten
Pus autnut SDA (anar	a collector)	min	typ	max				
Bus output SDA (oper	-			10		V		
HIGH output current	I _{OH}				μA	V _{OH} = 5.5 V		
LOW output voltage	V _{OL}			0.4	V	I _{OL} = 3 mA		
Edge speed SCL,SDA								
Rise time	t _r			300	ns			
Fall time	t _f			300	ns			
Clock timing SCL								
Frequency	f _{SCL}	0		400	kHz			
HIGH pulse width	t _H	0.6			μs			
LOW pulse width	tL	1.3			μs			
Start condition								
Set-up time	t _{susta}	0.6			μs			
Hold time	t _{hsta}	0.6			μs			
Stop condition								
Set up time	t _{susto}	0.6			μs			
Bus free	t _{buf}	1.3			μs			
Data transfer								
Set-up time	t _{sudat}	0.1			μs			
Hold time	t _{hdat}	0			μs			
Input hysteresis SCL, SDA	V _{hys}		200		mV			
Pulse width of spikes which are suppressed	t _{sp}	0		50	ns			
Capacitive load for each bus line	C _L			400	pF			
Port outputs PLOW, P	MID, PHIGH	l, PFM (ope	en collecto	or)				
HIGH output current	I _{POH}			1	μA	V _{POH} = 5 V		
LOW output voltage	V _{POL}			0.5	V	I _{POL} = 25 mA		
ADC port input								
HIGH input current	I _{ADCH}			10	μA			
LOW input current	I _{ADCL}	-10			μA			
Address selection inp								
HIGH input current	I _{ASH}			50	μA	V _{ASH} = 5 V		
LOW input current	I _{ASL}	-50			μA	V _{ASL} = 0 V		



Table 5-3 AC/DC Cha						Took Conditions		14	
	Symbol		imit Value		Unit	Test Conditions	L	Item	
		min	typ	max					
Analog Unit									
LOW/MID Band Section	n (includin	g IF amplifi	er)						
Voltage gain	G _V	15	18	21	dB	f_{RF} = 55.25 to 361.25 MHz, f_{IF} = 41,25 to 58.75 MHz			
Mixer noise figure	NF		9	11	dB	f _{RF} = 55.25 to 361.25 MHz			
Output voltage causing 0.8 % of	V _o		109		dΒμV	f _{RFw} = 55.25 MHz			
crossmodulation in channel, see 5.4.6 on page 17	V _o		109		dΒμV	f _{RFw} = 361.25 MHz			
Input IP2	IP2		140		dΒμV	$f_{RF1} = 55.25 \text{ MHz}$ $f_{RF2} = 111.00 \text{ MHz},$ $P_{RF1} = P_{RF2}$			
	IP2		135		dΒμV	$f_{RF1} = 361.25 \text{ MHz}$ $f_{RF2} = 723.00 \text{ MHz},$ $P_{RF1} = P_{RF2}$			
Input IP3	IP3		110		dΒμV	$f_{RF1} = 55.25 \text{ MHz}$ $f_{RF2} = 60.75 \text{ MHz}$, $f_{RF2} = 61.75 \text{ MHz}$, $P_{RF1} = P_{RF2} = P_{RF3}$			
	IP3		110		dΒμV	f_{RF1} = 253.25 MHz f_{RF2} = 258.75 MHz, f_{RF2} = 259.75 MHz, P_{RF1} = P_{RF2} = P_{RF3}			
Output voltage caus-	Vo		115		dΒμV	f _{RF} = 55.25 MHz			
ing 1 dB compression	Vo		115		dΒμV	f _{RF} = 361.25 MHz			
Mixer input impedance	R _i	0.5	1	1.5	kΩ	parallel equivalent circuit, f _{RF} = 100 MHz			
	C _i		2	3	pF	parallel equivalent circuit, f _{RF} = 100 MHz			
Oscillator frequency shift, PLL unlocked	$\Delta f_{Osc(V)}$			400	kHz	$V_{CC} = 5 V \pm 10 \%$			
Oscillator frequency drift, PLL unlocked	$\Delta f_{Osc(T)}$			500	kHz	ΔT = 25 °C			
Oscillator frequency drift, PLL unlocked	$\Delta f_{Osc(t)}$			100	kHz	t = 5 s up to 15 min after switching on			



Table 5-3 AC/DC Characteristics with T _{AMB} = 25 °C, V _{CC} (continued)								
	Symbol		_imit Value		Unit	Test Conditions	L	ltem
		min	typ	max				
Oscillator pulling, PLL unlocked	V _i	100	108		dΒμV	$\Delta f = 10 \text{ kHz}$ $f_{RF} = 55.25 \text{ MHz}$		
	V _i	100	108		dΒμV	$\Delta f = 10 \text{ kHz}$ $f_{RF} = 361.25 \text{ MHz}$		
Oscillator phase noise ^{1).}	$\Phi_{\sf OSC}$	-86	-89		dBc/Hz	fm = 10kHz		
IF suppression	a _{IF}	15	20		dB	V _i = 80 dΒμV		
HIGH Band Section (ir	ncluding IF	amplifier)						
Voltage gain	G _V	26	29	32	dB	$f_{RF} = 367.25 \text{ MHz to}$ 801.25 MHz, $f_{IF} = 41,25 \text{ to}$ 58.75 MHz		
Mixer noise figure	NF		6	9	dB	f _{RF} = 367.25 to 613.25 MHz		
			7	10	dB	f _{RF} = 619.25 to 801.25 MHz		
Output voltage causing 0.8 % of	V _o		109		dΒμV	f _{RFw} = 403.25 MHz		
crossmodulation in channel, see 5.4.7 on page 18	V _o		109		dΒμV	f _{RFw} = 775.25 MHz		
Input IP2	IP2		130		dΒμV	$f_{RF1} = 373.25 \text{ MHz}$ $f_{RF2} = 747.00 \text{ MHz},$ $P_{RF1} = P_{RF2}$		
Input IP3	IP3		99		dΒμV	$f_{RF1} = 503.25 \text{ MHz}$ $f_{RF2} = 510.25 \text{ MHz}$, $f_{RF2} = 512.25 \text{ MHz}$, $P_{RF1} = P_{RF2} = P_{RF3}$		
	IP3		99		dΒμV	f_{RF1} = 775.25 MHz f_{RF2} = 780.75 MHz, f_{RF2} = 781.75 MHz, P_{RF1} = P_{RF2} = P_{RF3}		
Output voltage caus-	Vo		115		dΒμV	f _{RF} = 503.25 MHz		
ing 1 dB compression	Vo		115		dΒμV	f _{RF} = 799.25 MHz		
Mixer input impedance	R _i	14	20	26	Ω	serial equivalent cir- cuit, f _{RF} = 600 MHz		
	L _i	6	10	14	nH	serial equivalent cir- cuit, f _{RF} = 600 MHz		
Oscillator frequency shift, PLL unlocked	$\Delta f_{Osc(V)}$			400	kHz	V _{CC} = 5 V ± 10 %		
Oscillator frequency drift, PLL unlocked	$\Delta f_{Osc(T)}$			800	kHz	ΔT = 25 °C		



Table 5-3 AC/DC Characteristics with T _{AMB} = 25 °C, V _{CC} (continued)								
	Symbol	Limit Values		Unit	Test Conditions		Item	
		min	typ	max				
Oscillator frequency drift, PLL unlocked	$\Delta f_{Osc(t)}$			100	kHz	t = 5 s up to 15 min after switching on		
Oscillator pulling, PLL unlocked	V _i	100	108		dΒμV	$\Delta f = 10 \text{ kHz}$ $f_{RF} = 367.25 \text{ MHz}$		
		100	108		dΒμV	$\Delta f = 10 \text{ kHz}$ $f_{RF} = 801.25 \text{ MHz}$		
Oscillator phase noise ¹⁾		-86	-89		dBc/Hz	fm = 10kHz		
IF suppression	a _{lF}	15	20		dB	V _i = 80 dBμV		
SAW preamplifier								
IF output impedance	R _{IF}			80	Ω	serial equivalent		
	L _{IF}		7		nH	circuit, f _{IF} = 45.75 MHz		
Rejection at the IF out	puts							
Divider interference rejection ^{2).}	Vo			30	dΒμV			
Channel CH6 beat 3).	INT _{CH6}	70			dBc	$V_{RFpix} = 80 \text{ dB}\mu\text{V}$ $V_{RFsnd} = 80 \text{ dB}\mu\text{V}$		
Channel A-5 beat rejection ^{4).}	INT _{CHA5}	70			dBc	V _{RFpix} = 80 dBμV		

- This value is only guaranteed in lab.
 - 1). Measured in the evaluation board. (see Chapter 4)
 - 2). This is the level of divider interferences close to the IF frequency. For example channel S3: fOSC = 158.15 MHz, 1/4 fOSC = 39.5375 MHz. Measured in the evaluation board. (see Chapter 4)
 - 3). Channel 6 beat is the interfering product of f_{RFpix} + f_{RFsnd} f_{OSC} of channel 6 at 42 MHz. Measured in the evaluation board. (see Chapter 4)
 - 4). Channel A-5 beat is the interfering product of $f_{RFPIX} + f_{RFSND} f_{OSC}$ of channel A-5, $f_{beat} = 45.5$ MHz. The possible mechanisms are $f_{OSC} 2 \times f_{IF}$ or $2 \times f_{RFpix} f_{OSC}$. Measured in the evaluation board. (see Chapter 4)

5.2 Programming

Table 5-4 Bit	Allocation	Read / Wri	te						
Byte	MSB	bit6	bit5	bit4	bit3	bit2	bit1	LSB	Ack
Write Data									
Address Byte	1	1	0	0	0	MA1	MA0	0	Α
Progr. Divider Byte 1	0	N14	N13	N12	N11	N10	N9	N8	А
Progr. Divider Byte 2	N7	N6	N5	N4	N3	N2	N1	N0	А
Control Byte	1	CP	T1	T0	СМ	RSA	RSB	os	Α
Bandswitch Byte ^{1).}	x	х	x	x	P3	P2	P1	P0	А
Read Data									
Address Byte	1	1	0	0	0	MA1	MA0	1	А
Status Byte	POR	FL	х	х	х	A2	A1	A0	Α

^{1).} see Table 5-10 Bandswitching on page 12

Table 5-5 Description of	symbols				
Symbol		Description			
MA0, MA1	Address selection bits (see T	Table 5-6 Address selection on page 11)			
N14 to N0	programmable divider bits: $N = 2^{14} \times N14 + 2^{13} \times N13 + 10^{13}$	+ + 2 ³ x N3 + 2 ² x N2 + 2 ¹ x N1 + N0			
СР	charge pump current:	bit = 0: charge pump current = 50 μA bit = 1: charge pump current = 250μA			
T1, T0	test bits (see Table 5-7 Test mo	des on page 11)			
CM	charge pump mode bit (see Table 5-9 Charge pump current on page 12)				
RSA, RSB	reference divider bits (see Ta	able 5-8 Reference divider ratio on page 11)			
OS	tuning amplifier control bit:	$\begin{aligned} \text{bit} &= \text{0: enable V}_T \\ \text{bit} &= \text{1: disable V}_T \end{aligned}$			
PLOW, PMID, PHIGH, PFM, see 5-10 on page 12	NPN ports control bits:	bit = 0: NPN open-collector output is inactive bit = 1: NPN open-collector output is active			
A0, A1, A2	ADC bits (see Table 5-11 A/D c	onverter levels on page 13)			
FL	PLL lock flag	bit = 1: loop is locked			
POR	Power-on reset flag flag is set at power-on and r	reset at the end of READ operation			
х	don't care				



Table 5-6 Address selection								
Voltage at AS	MA1	MA0						
(00.1) * V _{CC}	0	0						
(0.20.3) * VCC or open circuit	0	1						
(0.40.6) * V _{CC}	1	0						
(0.91) * V _{CC}	1	1						

Table 5-7 Test modes							
Test mode	Mode	T 1	T0				
Normal operation		0	0				
Charge pump output, CP is in high-impedance state	normal ^{1).}	0	1				
PMID = fdiv output, PLOW = fref output		1	0				
Extended operation	extended	1	1				

^{1).} In this mode the IC is compatible with KTS6027-S $/\,$ KTS6029-S

Table 5-8 Reference divider ratio								
Reference divider ratio	Mode ^{1).}	T1	T0	RSA	RSB	fref ^{2).}		
		0	0					
80		0	1	Х	0	50 kHz		
		1	0					
		0	0					
128	normal	0	1	0	1	31.25 kHz		
		1	0					
		0	0		1	62.5 kHz		
64		0	1	1				
		1	0					
80				0	0	50 kHz		
128	extended	1	1	0	1	31.25 kHz		
24	CALCITUGU	'	,	1	0	166.7 kHz		
64				1	1	62.5 kHz		

^{1).} see Table 5-7 Test modes on page 11

2). With a 4 MHz quartz.



Table 5-9 Charge pump current					
Charge pump current	Mode ^{1).}	СР	T1	T0	СМ
50 μA		0			х
250 μΑ	normal	1	0	0	Х
50 μA		0			0
125 μΑ	extended	0	1	1	1
250 μΑ		1			0
600 μA		1			1

^{1).} see Table 5-7 Test modes on page 11

Table 5-10 Bandswitching					
Bit Designation		P3	P2	P1	P0
Active Port	Pin				
PHIGH ^{1).}	12	0	0	0	0
PLOW	15	0	0	0	1
PMID	16	0	0	1	0
not used		0	0	1	1
PHIGH	12	0	1	0	0
PLOW, PFM	15, 17	0	1	0	1
PMID, PFM	16, 17	0	1	1	0
not used		0	1	1	1
PHIGH	12	1	0	0	0
PLOW, PFM	15, 17	1	0	0	1
PMID, PFM	16, 17	1	0	1	0
not used		1	0	1	1
PHIGH, PFM	12, 17	1	1	0	0
PLOW, PFM	15, 17	1	1	0	1
PMID, PFM	16, 17	1	1	1	0
not used		1	1	1	1

^{1).} Default after power-on




Table 5-11 A/D converter levels								
Voltage at ADC	A2	A 1	A0					
(00.15)*V _{CC}	0	0	0					
(0.150.3)*V _{CC}	0	0	1					
(0.30.45)*V _{CC}	0	1	0					
(0.450.6)*V _{CC}	0	1	1					
(0.61)*V _{CC}	1	0	0					

Specification, July 2001



5.3 I²C Bus Timing Diagram



Telegram examples:

Start-ADB-DB1-DB2-CB-BB-Stop

Start-ADB-CB-BB-DB1-DB2-Stop

Start-ADB-DB1-DB2-Stop

Start-ADB-CB-BB-Stop

Abbreviations:

Start= start condition

ADB= address byte

DB1= prog. divider byte 1

DB2= prog. divider byte 2


CB= Control byte

BB= Bandswitch byte

Stop= stop condition


5.4 Test Circuits

5.4.1 Gain (G_V) test Set-up in LOW/MID



- $Z_i >> 50 Ω => V_i = 2 x V_{meas} = 80 dBμV$
- $V_i = V_{meas} + 6dB = 80 dB\mu V$
- $G_v = 20 \log(V_0 / V_i)$


5.4.2 Gain (G_V) test Set-up in HIGH



GUHFM

- $V_i = V_{meas} = 70 \text{ dB}\mu\text{V}$
- $G_v = 20 \log(V_0 / V_i) + 1 dB (1 dB = insertion loss of balun)$

5.4.3 Matching circuit for optimum noise figure in LOW/MID




For $f_{RF} = 50 \text{ MHz}$

- loss = 0 dB
- image suppression = 16 dB

For $f_{RF} = 150 \text{ MHz}$


- loss = 1.3 dB
- image suppression = 13 dB

5.4.4 Noise Figure Test Set-up in LOW/MID




NFVHFM

Noise Figure Test Set-up in HIGH



NFUHFM


5.4.6 Cross modulation Test Set-up in LOW/MID band



XVHFM

- $Z_i >> 50 \Omega => V_i = 2 \times V_{meas}$
- wanted output signal at f_{pix} , $V_0 = 100 \text{ dB}\mu\text{V}$
- unwanted output signal at f_{snd} , 80 % AM modulated with 1 kHz


5.4.7 Cross modulation Test Set-up in HIGH band



XUHFM

- wanted output signal at f_{pix}, V_o = 100 dBµV
- unwanted output signal at f_{snd}, 80 % AM modulated with 1 kHz

5.4.8 Measurement of f_{ref} and f_{div}




Wireless Components 5 - 18 Specification, July 2001

5.5 Electrical Diagrams

5.5.1 Input admittance (S11) of the LOW/MID band mixer input


 $Y_0 = 20mS$



Y_VHFMIX

5.5.2 Input impedance (S11) of the HIGH band mixer input


 $Z_0 = 50 \Omega$ (symmetrical)



Zn_UHFMIX

5.5.3 Output admittance (S22) of the Mixer output


 $Y_0 = 20mS$



Y_MIXOUT

5.5.4 Output impedance (S22) of the IF output

$$Z_0 = 50 \Omega$$



UIFOUT