

# MOSFET - N-Channel, UltraFET Trench

150 V, 27 A, 47 m $\Omega$ 

# **FDMS2572**

### **General Description**

UItraFET $^{\text{m}}$  devices combine characteristics that enable benchmark efficiency in power conversion applications. Optimized for  $r_{DS(on)}$ , low ESR, low total and Miller gate charge, these devices are ideal for high frequency DC to DC converters.

#### **Features**

- Max  $r_{DS(on)} = 47 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 4.5 \text{ A}$
- Max  $r_{DS(on)} = 53 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 4.5 \text{ A}$
- Low Miller Charge
- Optimized Efficiency at High Frequencies
- UIS Capability (Single Pulse and Repetitive Pulse)
- This Device is Pb-Free and is RoHS Compliant

### **Applications**

- Distributed Power Architectures and VRMs
- Primary Switch for 24 V and 48 V Systems
- High Voltage Synchronous Rectifier


#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DS</sub>	Drain to Source Voltage	150	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
I <sub>D</sub>	$\label{eq:decomposition} \begin{split} & \text{Drain Current:} \\ & - \text{Continuous (Package limited) } T_C = 25^{\circ}\text{C} \\ & - \text{Continuous (Silicon limited) } T_C = 25^{\circ}\text{C} \\ & - \text{Continuous, } T_A = 25^{\circ}\text{C}  \text{(Note 1a)} \\ & - \text{Pulsed} \end{split}$	27 27 4.5 30	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	150	mJ
P <sub>D</sub>	Power Dissipation: T <sub>C</sub> = 25°C T <sub>A</sub> = 25°C (Note 1a)	78 2.5	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL CHARACTERISTICS


Symbol	ymbol Parameter		Unit
$R_{ heta JC}$	R <sub>θJC</sub> Thermal Resistance, Junction to Case		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)		



Power 56 (Bottom View)


WDFN8 5x6, 1.27P CASE 506DP

#### **ELECTRICAL CONNECTION**



**N-Channel MOSFET** 

### MARKING DIAGRAM



&Z = Assembly Plant Code &2 = Numeric Date Code

&K = Lot Code

FDMS2572 = Specific Device Code

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 3 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARAG	CTERISTICS					u
BVDSS	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	150			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C		180		mV/°C
IDSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V			1	μΑ
Igss	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
ON CHARAC	TERISTICS (Note 2)			•	•	•
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \mu A$	2	3	4	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25 °C		-9.8		mV/°C
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A		36	47	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 6 V, I <sub>D</sub> = 4.5 A		39	53	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A, T <sub>J</sub> = 125 °C		69	103	
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 4.5 A		14		S
DYNAMIC CH	IARACTERISTICS			•	·	III
C <sub>iss</sub>	Input Capacitance			1960	2610	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 75 V, V <sub>GS</sub> = 0 V,		130	175	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1 MHz		30	45	pF
R <sub>g</sub>	Gate Resistance	f = 1 MHz	0.1	1.3	2.6	Ω
SWITCHING (	CHARACTERISTICS			!	!	1
t <sub>d(on)</sub>	Turn-On Delay Time			11	20	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 75 V, I <sub>D</sub> = 1.0 A,		8	16	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		38	61	ns
t <sub>f</sub>	Fall Time			31	50	ns
Q <sub>g(TOT)</sub>	Total Gate Charge at 10 V	$V_{GS}$ = 0 V to 10 V, $V_{DD}$ = 75 V, $I_D$ = 4.5 A		31	43	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	.,,		9		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>DD</sub> = 75 V, I <sub>D</sub> = 4.5 A		7		nC
DRAIN-SOUI	RCE DIODE CHARACTERISTICS					
VsD	Source to Drain Diode Forward Voltage	$.V_{GS} = 0 \text{ V}, I_S = 2.2 \text{ A}$ (Note 2)		0.7	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 4.5 A, di/dt = 100 A/μs		67	101	ns
Q <sub>rr</sub>	Reverse Recovery Charge	1.5 π, αημε = 100 πημο		130	195	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a)  $50^{\circ}$ C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3. E<sub>AS</sub> of 150 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 10 A, V<sub>DD</sub> = 150 V. V<sub>GS</sub> = 10 V.

# ORDERING INFORMATION AND PACKAGE MARKING

Device	Device Marking	Package	Shipping <sup>†</sup>
FDMS2572	FDMS2572	WDFN8 5x6, 1.27P (Pb-Free)	3000 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

# TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Ambient Temperature




Figure 12. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 





Figure 13. Transient Thermal Response Curve

UltraFET is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

### WDFN8 5x6, 1.27P CASE 506DP ISSUE O

**DATE 31 AUG 2016** 



DOCUMENT NUMBER:	98AON13598G	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"		
DESCRIPTION:	WDFN8 5X6, 1.27P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales